# PCI-DAS6023 & PCI-DAS6025

Analog and Digital I/O Boards

# **User's Guide**





# PCI-DAS6023 and PCI-DAS6025

Analog and Digital I/O

**User's Guide** 



Document Revision 4A, May, 2009 © Copyright 2009, Measurement Computing Corporation

### **Trademark and Copyright Information**

Measurement Computing Corporation, InstaCal, Universal Library, and the Measurement Computing logo are either trademarks or registered trademarks of Measurement Computing Corporation. Refer to the Copyrights & Trademarks section on <u>mccdaq.com/legal</u> for more information about Measurement Computing trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies.

© 2009 Measurement Computing Corporation. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form by any means, electronic, mechanical, by photocopying, recording, or otherwise without the prior written permission of Measurement Computing Corporation.

#### Notice

Measurement Computing Corporation does not authorize any Measurement Computing Corporation product for use in life support systems and/or devices without prior written consent from Measurement Computing Corporation. Life support devices/systems are devices or systems that, a) are intended for surgical implantation into the body, or b) support or sustain life and whose failure to perform can be reasonably expected to result in injury. Measurement Computing Corporation products are not designed with the components required, and are not subject to the testing required to ensure a level of reliability suitable for the treatment and diagnosis of people.

# **Table of Contents**

Preface About this User's Guide	7
What you will learn from this user's guide	
Conventions in this user's guide	
Where to find more information	
Chapter 1	
Introducing the PCI-DAS6023 and PCI-DAS6025	8
Overview: PCI-DAS6023 and PCI-DAS6025 features	
Software features	8
Chapter 2	
Installing the PCI-DAS6023 or PCI-DAS6025	
What comes with your PCI-DAS6023 or PCI-DAS6025 shipment Hardware	
Additional documentation	
Optional components	
Unpacking the board	10
Installing the software	10
Installing the hardware	10
Configuring the hardware	11
Differential input mode	
Single-ended input mode Non-referenced single-ended input mode	
DAQ-Sync configuration	
Connecting the board for I/O operations	
Connectors, cables – main I/O connector Pin out – main I/O connector	
Cabling	
DAQ-Sync connector and pinout	
Field wiring and signal termination accessories	
Chapter 3	40
Functional Details	
Basic architecture Auxiliary input and output interface	
DAQ-Sync signals	
DAQ signal timing	21
SCANCLK signal	
A/D START TRIGGER signal A/D STOP TRIGGER signal	
STARTSCAN signal	
SSH signal	
A/D CONVERT signal A/D PACER GATE signal	
A/D EXTERNAL TIME BASE signal	
A/D STOP signal	
Waveform generation timing connections	
D/A START TRIGGER signal D/A CONVERT signal	
D/A EXTERNAL TIME BASE signal	
General-purpose counter signal timing	
CTR1 CLK signal	
CTR1 GATE signal CTR1 OUT signal	
-	

CTR2 CLK signal	
CTR2 GATE signal CTR2 OUT signal	
Chapter 4 Calibrating the Board	
Introduction	
Calibration theory	
Chapter 5 Specifications	31
Analog inputs	
Accuracy	
System throughput	
Parametrics	
Noise performance	
Analog outputs (PCI-DAS6025 only) Analog output pacing and triggering	
Analog output pacing and triggering.	
Digital input/output	
82C55 (PCI-DAS6025 only)	
Interrupts	
Configurable AUXIN<5:0>, AUXOUT<2:0> external trigger/clocks	
DAQ-Sync inter-board triggers/clocks	
Power consumption	
Environmental	
Mechanical	
DAQ-Sync connector and pin out	
Main connector and pin out	
Declaration of Conformity	43

# About this User's Guide

# What you will learn from this user's guide

This user's guide explains how to install, configure, and use the PCI-DAS6023 and PCI-DAS6025 boards so that you get the most out of their analog, digital, and timing features.

This user's guide also refers you to related documents available on our web site, and to technical support resources.

# Conventions in this user's guide

#### For more information on ...

Text presented in a box signifies additional information and helpful hints related to the subject matter you are reading.

Caution!	Shaded caution statements present information to help you avoid injuring yourself and others, damaging your hardware, or losing your data.
<#:#>	Angle brackets that enclose numbers separated by a colon signify a range of numbers, such as those assigned to registers, bit settings, etc.
bold text	<ul><li>Bold text is used for the names of objects on the screen, such as buttons, text boxes, and check boxes. For example:</li><li>1. Insert the disk or CD and click the OK button.</li></ul>
<i>italic</i> text	<i>Italic</i> text is used for the names of manuals and help topic titles, and to emphasize a word or phrase. For example: The <i>Insta</i> Cal installation procedure is explained in the <i>Quick Start Guide</i> . <i>Never</i> touch the exposed pins or circuit connections on the board.

# Where to find more information

For additional information relevant to the operation of your hardware, refer to the *Documents* subdirectory where you installed the MCC DAQ software (C:\Program Files\Measurement Computing\DAQ by default), or search for your device on our website at <u>www.mccdaq.com</u>.

If you need to program at the register level in your application, refer to the *STC Register Map for the PCI-DAS6000 Series*. This document is available at <u>www.mccdaq.com/registermaps/RegMapSTC6000.pdf</u>.

# Introducing the PCI-DAS6023 and PCI-DAS6025

# **Overview: PCI-DAS6023 and PCI-DAS6025 features**

This manual explains how to install and use the PCI-DAS6023 and PCI-DAS6025 boards. These boards can be used in a wide variety of measurement applications, including data logging, field testing and process control.

The PCI-DAS6025 provides 16 channels of 12-bit analog input, dual 12-bit analog outputs with a 10 kS/s per channel update rate, 32 digital I/O lines and two 16-bit counter timers.

The PCI-DAS6023 provides 16 channels of 12-bit analog input, 8 digital I/O lines and two 16-bit counter timers.

The analog inputs on each board can be configured as either eight differential or 16 single-ended channels. The input ranges are bipolar, in four ranges of  $\pm 10$  V,  $\pm 5$  V,  $\pm 500$  mV, and  $\pm 50$  mV. The ranges are software-selectable.

Each board provides nine user-configurable trigger/clock/gate pins that are available at a 100-pin I/O connector. Six of the pins are configurable as inputs and three pins are configurable as outputs.

Up to five PCI-DAS6000 series boards can be interconnected for I/O synchronization. Five trigger/strobes and a synchronizing clock are available on a 14-pin header connector. Interrupts can be generated by up to seven ADC sources and four DAC sources.

Both boards are equipped with an 82C54 counter chip that contains three 16-bit counters. Clock, gate, and output signals from two of the counters are available on the board's 100-pin I/O connector. The third counter is used internally.

# Software features

For information on the features of *Insta*Cal and the other software included with your PCI-DAS6023 and PCI-DAS6025, refer to the *Quick Start Guide* that shipped with your device. The *Quick Start Guide* is also available in PDF at www.mccdaq.com/PDFmanuals/DAQ-Software-Quick-Start.pdf.

Check www.mccdaq.com/download.htm for the latest software version.

# Installing the PCI-DAS6023 or PCI-DAS6025

This section contains instructions on installing and configuring your PCI-DAS6023 or PCI-DAS6025 board, and includes description of compatible cables and accessory equipment.

# What comes with your PCI-DAS6023 or PCI-DAS6025 shipment

As you unpack your board shipment, verify that the following components are included.

#### Hardware

The following items should be included with your shipment:

PCI-DAS6023 or PCI-DAS6025 board



#### Additional documentation

In addition to this hardware user's guide, you should also receive the *Quick Start Guide* (available in PDF at <u>www.mccdaq.com/PDFmanuals/DAQ-Software-Quick-Start.pdf</u>). This booklet supplies a brief description of the software you received with your PCI-DAS6023 and PCI-DAS6025 and information regarding installation of that software. Please read this booklet completely before installing any software or hardware.

#### **Optional components**

If you ordered any of the following products with your PCI-DAS6023 or PCI-DAS6025 board, they should be included with your shipment.

Cables



#### Signal conditioning accessories

MCC provides signal termination products for use with the PCI-DAS6023 and PCI-DAS6025. Refer to the "<u>Field wiring and signal termination accessories</u>" section on page 16 for a complete list of compatible accessory products.

# Unpacking the board

As with any electronic device, you should take care while handling to avoid damage from static electricity. Before removing the PCI-DAS6023 and PCI-DAS6025 from its packaging, ground yourself using a wrist strap or by simply touching the computer chassis or other grounded object to eliminate any stored static charge.

If any components are missing or damaged, notify Measurement Computing Corporation immediately by phone, fax, or e-mail:

- Phone: 508-946-5100 and follow the instructions for reaching Tech Support.
- Fax: 508-946-9500 to the attention of Tech Support
- Email: <u>techsupport@mccdaq.com</u>

# Installing the software

Refer to the *Quick Start Guide* for instructions on installing the software on the *Measurement Computing Data Acquisition Software CD*. This booklet is available in PDF at <u>www.mccdaq.com/PDFmanuals/DAQ-Software-Quick-Start.pdf</u>.

# Installing the hardware

PCI-DAS6023 and PCI-DAS6025 boards are completely plug-and-play. There are no switches or jumpers to set on these boards. Configuration is controlled by your system's BIOS. To install your board, follow the steps below:

#### Install the MCC DAQ software before you install your board

The driver needed to run your board is installed with the MCC DAQ software. Therefore, you need to install the MCC DAQ software before you install your board. Refer to the *Quick Start Guide* for instructions on installing the software.

- 1. Turn your computer off, open it up, and insert your board into an available PCI slot.
- 2. Close your computer and turn it on.

If you are using an operating system with support for plug-and-play (such as Windows 2000 or Windows XP), a dialog box pops up as the system loads indicating that new hardware has been detected. If the information file for this board is not already loaded onto your PC, you will be prompted for the disk containing this file. The MCC DAQ software contains this file. If required, insert the *Measurement Computing Data Acquisition Software* CD and click **OK**.

**3.** To test your installation and configure your board, run the *Insta*Cal utility installed in the previous section. Refer to the *Quick Start Guide* that came with your board for information on how to initially set up and load *Insta*Cal.

Allow your computer to warm up for at least 15 minutes before acquiring data with these boards. The high speed components used on these boards generate heat and it takes this amount of time for a board to reach steady state if it has been powered off for a significant amount of time.

# Configuring the hardware

All of the hardware configuration options on the PCI-DAS6025/6023 are software controlled. You may select some of the configuration options using *Insta*Cal, such as the analog input configuration (16 single-ended or eight differential channels), the edge used for triggering when using an external pacer and the source for the two independent counters. Once selected, any program that uses the Universal Library will use these selections to initialize the hardware according to these selections.

Following is an overview of the available hardware configuration options for the PCI-DAS6023 and PCI-DAS6025 boards. For general information regarding signal connection and configuration, refer to the Guide to Signal Connections. This document is available on our web site at <u>www.mccdaq.com/signals/signals.pdf</u>.

# Differential input mode

When all channels are configured for differential input mode, eight analog input channels are available. In this mode, the input signal is measured with respect to the low input. The input signal is delivered through three wires:

- The wire carrying the signal to be measured connects to CH# IN HI.
- The wire carrying the reference signal connects to CH# IN LO.
- The third wire is connected to LLGND.

Differential input mode is the preferred configuration for applications in noisy environments or when the signal source is referenced to a potential other than PC ground.

#### Single-ended input mode

When all channels are configured for single-ended input mode, 16 analog input channels are available. In this mode, the input signal is referenced to the board's signal ground (LLGND). The input signal is delivered through two wires:

- The wire carrying the signal to be measured connects to CH# IN HI.
- The second wire is connected to LLGND.

#### Non-referenced single-ended input mode

This mode is a compromise between differential and single-ended modes. It offers some of the advantages of each mode. Using non-referenced single-ended mode, you can still get noise rejection but not the limitation in the number of channels resulting from a fully differential configuration. The possible downside is that the external reference input must be the same for every channel. It is equivalent to configuring the inputs for differential mode and then tying all of the low inputs together and using that node as the reference input.

When configured for non-referenced single-ended input mode, 16 analog input channels are available. In this mode, each input signal is not referenced to the board's ground, but to a common reference signal (AISENSE).

The input signal is delivered through three wires:

- The wire carrying the signal to be measured connects to CH# IN HI.
- The wire carrying the reference signal connects to AISENSE.
- The third wire is connected to LLGND.

This mode is useful when the application calls for differential input mode but the limitation on channel count prevents it.

# DAQ-Sync configuration

You can interconnect multiple boards in the PCI-DAS6000 series to synchronize data acquisition or data output. To do this, order and install a CDS-14-x cable at the DAQ-Sync connectors (P2) between the boards to be synchronized. Each system can have one master and up to four slaves.

The "x" in the CDS-14-x part number specifies the number of connectors available on the cable, and therefore, the number of boards you can interconnect. Using a CDS-14-2, you can connect two PCI-DAS6000 series boards together for I/O synchronization. Using a CDS-14-3, you can synchronize three boards, and so on. You can connect up to five PCI-DAS6000 series boards. A CDS-14-3 cable is shown in Figure 3.

By default, all DAQ-Sync connectors are configured as inputs (slave mode). In order to be useful, use software to configure one board as the master and to define the signal sources of the slave boards. Refer to "<u>DAQ-Sync</u> signals" on page 19 for more information.

Detailed information regarding software configuration of these functions is available in the STC Register Map for the PCI-DAS 6000 Series. This document is available from our web site at <a href="https://www.mccdaq.com/registermaps/RegMapSTC6000.pdf">www.mccdaq.com/registermaps/RegMapSTC6000.pdf</a>.

# Connecting the board for I/O operations

#### Connectors, cables - main I/O connector

The table below lists the board connectors, applicable cables, and compatible accessory products for the PCI-DAS6023 and PCI-DAS6025.

Connector type	Shielded, SCSI 100-pin D-type	
Compatible cables	C100HD50-x unshielded round cable. $x = 3$ or 6 feet. (Figure 1)	
	C100MMS-x shielded round cable. $x = 1, 2, or 3$ meters. (Figure 2)	
Compatible accessory products with the C100HD50-x cable	<ul> <li>ISO-RACK16/P</li> <li>ISO-DA02/P (PCI-DAS6025 only)</li> <li>BNC-16SE</li> <li>BNC-16DI</li> <li>CIO-MINI50</li> <li>CIO-TERM100</li> <li>SCB-50</li> <li>SSR-RACK24 (PCI-DAS6025 only - DADP-5037 adapter required)</li> <li>CIO-ERB24 (PCI-DAS6025 only - DADP-5037 adapter required)</li> <li>CIO-ERB08 (PCI-DAS6025 only - DADP-5037 adapter required)</li> </ul>	
Compatible accessory products with the C100MMS-x cable	SCB-100	

Board connectors, cables,	and accessory equipment
---------------------------	-------------------------

#### Information on signal connections

General information regarding signal connection and configuration is available in the *Guide to Signal Connections*. This document is available on our web site at <a href="http://www.measurementcomputing.com/signals/signals.pdf">http://www.measurementcomputing.com/signals/signals.pdf</a>.

# Pin out - main I/O connector

Signal Name	Pin		Pin	Signal Name
GND	100	<b>···</b>	50	GND
CTR2 OUT	99	•••	49	AUXIN5 / A/D PACER GATE
CTR2 GATE	98		48	AUXING / D/A START TRIGGER
CTR2 CLK	97		47	AUXIN3 / D/A UPDATE
GND	96		46	AUXIN2 / A/D STOP TRIGGER
CTR1 OUT	95		45	AUXIN1 / A/D START TRIGGER
CTR1 GATE	94		44	n/c
CTR1 CLK	93		43	AUXIN0 / A/D CONVERT
DIO7	92		42	AUXOUT2 / SCANCLK
DIO(	91		41	AUXOUT1 / A/D PACER OUT
DIO5	90		40	AUXOUT0 / D/A PACER OUT
DIO4	89	••	39	PC +5 V
DIO3	88	••	38	D/A OUT1*
DIO2	87	••	37	D/A GND*
DIO1	86	••	36	D/A OUT 0*
DIOO	85		35	AISENSE
n/c	84		34	n/c
n/c	83		33	n/c
n/c	82		32	n/c
n/c	81		31	n/c
n/c	80		30	n/c
n/c	79		29	n/c
n/c	78		28	n/c
n/c	77	••	27	n/c
n/c	76		26	n/c
n/c	75	••	25	n/c
FIRSTPORTC Bit 7 *	74		24	n/c
FIRSTPORTC Bit 6 *	73	••	23	n/c
FIRSTPORTC Bit 5 *	72	••	22	n/c
FIRSTPORTC Bit 4 *	71	••	21	n/c
FIRSTPORTC Bit 3 *	70	••	20	n/c
FIRSTPORTC Bit 2 *	69	••	19	n/c
FIRSTPORTC Bit 1 *	68	••	18	LLGND
FIRSTPORTC Bit 0 *	67	••	17	CH7 IN LO
FIRSTPORTB Bit 7 *	66	••	16	CH7 IN HI
FIRSTPORTB Bit 6 *	65	••	15	CH6 IN LO
FIRSTPORTB Bit 5 *	64	••	14	CH6 IN HI
FIRSTPORTB Bit 4 *	63	••	13	CH5 IN LO
FIRSTPORTB Bit 3 *	62	••	12	CH5 IN HI
FIRSTPORTB Bit 2 *	61	••	11	CH4 IN LO
FIRSTPORTB Bit 1 *	60	••	10	CH4 IN HI
FIRSTPORTB Bit 0 *	59	••	9	CH3 IN LO
FIRSTPORTA Bit 7 *	58	••	8	CH3 IN HI
FIRSTPORTA Bit 6 *	57	••	7	CH2 IN LO
FIRSTPORTA Bit 5 *	56	••	6	CH2 IN HI
FIRSTPORTA Bit 4 *	55	••	5	CH1 IN LO
FIRSTPORTA Bit 3 *	54	••	4	CH1 IN HI
FIRSTPORTA Bit 2 *	53	••	3	CH0 IN LO
FIRSTPORTA Bit 1 *	52	••	2	CH0 IN HI
FIRSTPORTA Bit 0 *	51		1	LLGND

#### 8-channel differential mode pin out

\* Not connected on the PCI-DAS6023

Signal Name GND CTR2 OUT CTR2 GATE CTR2 CLK	<b>Pin</b> 100	<b>···</b>	Pin	Signal Name
CTR2 OUT CTR2 GATE	100		50	GND
CTR2 GATE	99		49	AUXIN5 / A/D PACER GATE
	98		48	AUXIN4 / D/A START TRIGGER
	97		47	AUXIN3 / D/A UPDATE
GND	96		46	AUXIN2 / A/D STOP TRIGGER
CTR1 OUT	95		45	AUXIN1 / A/D START TRIGGER
CTR1 GATE	94		44	n/c
CTR1 CLK	93		43	AUXIN0 / A/D CONVERT
DIO7	92		42	AUXOUT2 / SCANCLK
DIO6	91		41	AUXOUT1 / A/D PACER OUT
DIO5	90		40	AUXOUT0 / D/A PACER OUT
DIO4	89		39	PC +5 V
DIO3	88		38	D/A OUT1*
DIO2	87		37	D/A GND*
DIO1	86		36	D/A OUT 0*
DIOO	85		35	AISENSE
n/c	84		34	n/c
n/c	83		33	n/c
n/c	82		32	n/c
n/c	81		31	n/c
n/c	80		30	n/c
n/c	79		29	n/c
n/c	78		28	n/c
n/c	77		27	n/c
n/c	76		26	n/c
n/c	75		25	n/c
FIRSTPORTC Bit 7 *	74		24	n/c
FIRSTPORTC Bit 6 *	73		23	n/c
FIRSTPORTC Bit 5 *	72		22	n/c
FIRSTPORTC Bit 4 *	71		21	n/c
FIRSTPORTC Bit 3 *	70		20	n/c
FIRSTPORTC Bit 2 *	69		19	n/c
FIRSTPORTC Bit 1 *	68		18	LLGND
FIRSTPORTC Bit 0 *	67	••	17	CH15 IN
FIRSTPORTB Bit 7 *	66		16	CH7 IN
FIRSTPORTB Bit 6 *	65		15	CH14 IN
FIRSTPORTB Bit 5 *	64		14	CH6 IN
FIRSTPORTB Bit 4 *	63	••	13	CH13 IN
FIRSTPORTB Bit 3 *	62	••	12	CH5 IN
FIRSTPORTB Bit 2 *	61		11	CH12 IN
FIRSTPORTB Bit 1 *	60		10	CH4 IN
FIRSTPORTB Bit 0 *	59		9	CH11 IN
FIRSTPORTA Bit 7 *	58		8	CH3 IN
FIRSTPORTA Bit 6 *	57		7	CH10 IN
FIRSTPORTA Bit 5 *	56		6	CH2 IN
FIRSTPORTA Bit 4 *	55		5	CH9 IN
FIRSTPORTA Bit 3 *	54		4	CH1 IN
FIRSTPORTA Bit 2 *	53		3	CH8 IN
FIRSTPORTA Bit 1 *	52		2	CH0 IN
	51		1	LLGND
FIRSTPORTA Bit 0 *				

16-channel	single-ended	mode	pin	out

\* Not connected on the PCI-DAS6023

# Cabling




Figure 1. C100HD50-x cable connections




Figure 2. C100MMS-x cable

Details on these cables are available on our web site at <u>www.mccdaq.com/products/accessories.aspx.</u>

### DAQ-Sync connector and pinout

#### DAQ-sync connector & cable types

Connector type	14-pin right-angle 100mil box header	
Compatible cables	MCC p/n: CDS-14-x, 14 pin ribbon cable for board-to board DAQ-sync connection; $x =$ number of boards (from 2 to 5 boards can be connected). See Figure 3.	

#### DAQ-sync connector pinout (view from top)




Figure 3. CDS-14-3 cable

#### Field wiring and signal termination accessories

The following Measurement Computing accessory boards can be used with the PCI-DAS6023 and PCI-DAS6025:

#### Screw terminal boards and BNC adapters

Use with the C100HD50-x cable:

- BNC-16SE Brings analog signals to standard BNC connectors. Designed for boards operating in singleended mode.
- BNC-16DI Brings analog signals to standard BNC connectors. Designed for boards operating in differential mode.
- CIO-MINI50 50-pin screw terminal board. Two boards are required.
- CIO-TERM100 100-pin screw terminal board (daisy-chained 50-pin IDC connectors).
- SCB-50 signal connection box, 50 conductor, shielded.

Use with the C100MMS-x cable:

• SCB-100 – signal connection box, 100 conductor, shielded.

Details on these products are available on our web site at <u>www.mccdaq.com/products/screw\_terminal\_bnc.aspx</u>.

#### ISO-5B module racks

Use with the C100HD50-x cable:

- ISO-RACK16/P 16-channel isolation module mounting rack.
- ISO-DA02/P (PCI-DAS6025 only) Two-channel, 5B module rack.

Details on these products are available on our web site at www.mccdaq.com/products/signal\_conditioning.aspx.

**Relay racks** (requires the DADP-5037 adapter board):

The following products have 37-pin connectors. Use the DADP-5037 adapter board for connections to the C100HD50-x cable's 50-pin connectors.

- SSR-RACK24 24-channel solid state I/O module rack.
- CIO-ERB24 24 Form C, 6A relays.
- CIO-ERB08 Eight Form C, 6A relays.

Details on these products are available on our web site at <u>www.mccdaq.com/products/signal\_conditioning.aspx</u>. Details on the DADP-5037 adapter board are available on our web site at <u>www.mccdaq.com/products/accessories.aspx</u>.

# **Functional Details**

# **Basic architecture**

Figure 4 shows a simplified block diagram of the PCI-DAS6023 and PCI-DAS6025. The PCI-DAS6025 provides all of the functional elements shown in the diagram. The PCI-DAS6023 does not provide D/A outputs, and has eight bits of TTL digital I/O rather than the 32 digital inputs/outputs provided by the PCI-DAS6025. The two boards are identical in all other respects.

The STC (System Timing and Control) is the logical center for all DAQ, DIO, and DAC (if applicable) operations. It communicates over two major busses, a local bus and a memory bus.

The local bus carries digital I/O data and software commands from the PCI Bus Master. Two Direct Memory Access (DMA) channels provide data transfers to the PC.

Primarily, the memory bus carries A/D and D/A (PCI-DAS6025 only) related data and commands. There are three buffer memories provided on the memory bus:

- The Queue Buffer is an 8K configuration memory. It can be used for storing programmed channel numbers, gains, and offsets.
- The ADC Buffer is an 8K FIFO (First In, First Out) for temporary storage of scanned and converted analog inputs.
- The DAC 16K Buffer can be used for storing data to be output as analog waveforms. (This function only applies to the PCI-DAS6025.)

#### Auxiliary input and output interface

The board's 100-pin I/O connector provides six software-selectable inputs and three software-selectable outputs. The signals are user-configurable clocks, triggers and gates.

Refer to "DAQ signal timing" on page 21 for additional information and timing requirements for the signals.

The "Auxiliary I/O signals" table on page 19 defines the possible and default signals that can be used on the nine pins.

#### D/A signals

The D/A signals are applicable to the PCI-DAS6025 only.

I/O type	Signal name	Function		
AUXIN<5:0> sources	A/D CONVERT	External ADC convert strobe (default)		
(software selectable)	A/D EXT. TIMEBASE IN	External ADC pacer time base		
	A/D START TRIGGER	ADC Start Trigger (default)		
	A/D STOP TRIGGER	ADC Stop Trigger (default)		
	A/D PACER GATE	External ADC gate (default)		
	D/A START TRIGGER	DAC trigger/gate (default) (PCI-DAS6025 only)		
	D/A UPDATE	DAC update strobe (default) (PCI-DAS6025 only)		
	D/A EXT. TIMEBASE IN	External DAC pacer time base (PCI-DAS6025 only)		
AUXOUT<2:0> sources	STARTSCAN	A pulse indicating start of conversion		
(software selectable)	SSH	Active signal that terminates at the start of the last conversion in a scan.		
	A/D STOP	Indicates end of an acquisition sequence		
	A/D CONVERT	ADC convert pulse (default)		
	SCANCLK	Delayed version of ADC convert (default)		
	CTR1 CLK	CTR1 clock source		
	D/A UPDATE	D/A update pulse (default) (PCI-DAS6025 only)		
	CTR2 CLK	CTR2 clock source		
	A/D START TRIGGER	ADC Start Trigger Out		
	A/D STOP TRIGGER	ADC Stop Trigger Out		
	D/A START TRIGGER	DAC Start Trigger Out		
Default selections	AUXIN0	A/D CONVERT		
summary	AUXIN1	A/D START TRIGGER		
	AUXIN2	A/D STOP TRIGGER		
	AUXIN3	D/A UPDATE (PCI-DAS6025 only)		
	AUXIN4	D/A START TRIGGER (PCI-DAS6025 only)		
	AUXIN5	A/D PACER GATE		
	AUXOUT0	D/A UPDATE (PCI-DAS6025 only)		
	AUXOUT1	A/D CONVERT		
	AUXOUT2	SCANCLK		

Auxiliary I/O signals

#### DAQ-Sync signals

The DAQ-Sync hardware provides the capability of triggering or clocking up to four slave boards from a master board to synchronize data input and / or output.

The PCI-DAS6023 and PCI-DAS6025 boards provide the capability of inter-board synchronization with other boards in the PCI-DAS6000 family. There are five trigger/strobes and a synchronizing clock provided on a 14-pin header connector. The available signals are:

- DS A/D START TRIGGER
- DS A/D STOP TRIGGER
- DS A/D CONVERT
- DS D/A UPDATE (PCI-DAS6025 only)
- DS D/A START TRIGGER (PCI-DAS6025 only)
- SYNC CLK

Except for the SYNC CLK signal, the DAQ-Sync timing and control signals are a subset of the AUXIO signals available at the 100-pin I/O connector. These versions of the signals are used for board-to-board synchronization and have the same timing specifications as their I/O connector counterparts. Refer to the "DAQ signal timing" section on page 21 for explanations of signals and timing.

Use the SYNC CLCK signal to determine the master/slave configuration of a DAQ-Sync-enabled system. Each system can have one master and up to three slaves. SYNC CLK is the 40 MHz time base used to derive all board timing and control. The master provides this clock to the slave boards so that all boards in the DAQ-sync-enabled system are timed from the same clock.




Figure 4. Block diagram – PCI-DAS6025 and PCI-DAS6023

# **DAQ signal timing**

The primary DAQ timing signals are:

- SCANCLK
- SSH
- A/D START TRIGGER
- A/D STOP TRIGGER
- STARTSCAN
- A/D CONVERT
- A/D PACER GATE

### SCANCLK signal

SCANCLK is an output signal that may be used for switching external multiplexers. It is a 400 ns-wide pulse that follows the CONVERT signal after a 50 ns delay. This is adequate time for the analog input signal to be acquired so that the next signal may be switched in. The polarity of the SCANCLK signal is programmable. The default output pin for the SCANCLK signal is AUXOUT2, but any of the AUXOUT pins may be programmed as a SCANCLK output.




Figure 5. SCANCLK Signal Timing

# A/D START TRIGGER signal

The A/D START TRIGGER signal is used for conventional triggering, that is, when you only need to acquire data after a trigger event. Figure 6 shows the A/D START TRIGGER signal timing for a conventionally triggered acquisition.




Figure 6. Data Acquisition Example for Conventional Triggering

The A/D START TRIGGER source is programmable and may be set to any of the AUXIN inputs or to the DAQ-Sync –DS A/D START TRIGGER" input. The polarity of this signal is also programmable to trigger acquisitions on either the positive or negative edge.

The A/D START TRIGGER signal is also available as an output and can be programmed to appear at any of the AUXOUT outputs.

See Figure 7 and Figure 8 for A/D START TRIGGER input and output timing requirements.




Figure 7. A/D START TRIGGER input signal timing




Figure 8. A/D START TRIGGER output signal timing

The A/D START TRIGGER signal is also used to initiate pre-triggered DAQ operations, that is, when you need to acquire data just previous to a trigger event. In most pre-triggered applications, the A/D START TRIGGER signal is generated by a software trigger. Descriptions of the use of A/D START TRIGGER and A/D STOP TRIGGER in pre-triggered DAQ applications follow.

# A/D STOP TRIGGER signal

Pre-triggered data acquisition continually acquires data into a circular buffer until a specified number of samples after the trigger event. Figure 9 illustrates a typical pre-triggered DAQ sequence.




Figure 9. Pre-triggered data acquisition example

The A/D STOP TRIGGER signal signifies when the circular buffer should stop and when the specified number of post trigger samples should be acquired. It is available as an output and an input. By default, it is available at AUXIN2 as an input but may be programmed for access at any of the AUXIN pins or at the DAQ-Sync —**B** A/D STOP TRIGGER" input. It may be programmed for access at any of the AUXOUT pins as an output.

When using the A/D STOP TRIGGER signal as an input, the polarity may be configured for either rising or falling edge. The selected edge of the A/D STOP TRIGGER signal initiates the post-triggered phase of a pre-triggered acquisition sequence.

As an output, the A/D STOP TRIGGER signal indicates the event separating the pre-trigger data from the post-trigger data. The output is an active high pulse with a pulse width of 50 ns. Figure 10 and Figure 11 show the input and output timing requirements for the A/D STOP TRIGGER signal.








Figure 11. A/D STOP TRIGGER output signal timing

# STARTSCAN signal

The STARTSCAN output signal indicates when a scan of channels has been initiated. It may be programmed to be available at any of the AUXOUT pins. The STARTSCAN output signal is a 50 ns wide pulse the leading edge of which indicates the start of a channel scan.



Figure 12. STARTSCAN start of scan timing

#### SSH signal

The SSH signal can be used as a control signal for external sample/hold circuits. The SSH signal is programmable polarity pulse that is asserted throughout a channel scan. The state of this signal changes after the start of the last conversion in the scan. The SSH signal may be routed via software selection to any of the AUXOUT pins. Figure 13 shows the timing for the SSH signal.




Figure 13. SSH signal timing

# A/D CONVERT signal

The A/D CONVERT signal indicates the start of an A/D conversion. It is available through software selection as an input to any of the AUXIN pins (defaulting to AUXIN0) or the DAQ-Sync "DS A/D CONVERT" input and as an output to any of the AUXOUT pins.

When used as an input, the polarity is software selectable. The A/D CONVERT signal starts an acquisition on the selected edge. The convert pulses must be separated by a minimum of 5  $\mu$ s to remain within the 200 kS/s conversion rate specification.

Refer back to Figure 6 and Figure 9 for the relationship of A/D CONVERT to the DAQ sequence. Figure 14 and Figure 15 show the input and output pulse width requirements for the A/D CONVERT signal.




Figure 14. A/D CONVERT signal input timing requirement




Figure 15. A/D CONVERT signal output timing requirement

The A/D CONVERT signal is generated by the on-board pacer circuit unless the external clock option is in use. This signal may be gated by external hardware (A/D PACER GATE) or internally via software.

# A/D PACER GATE signal

The A/D PACER GATE signal is used to disable scans temporarily. This signal may be programmed for input at any of the AUXIN pins.

If the A/D PACER GATE signal is active, no scans can occur. If the A/D PACER GATE signal becomes active during a scan in progress, the current scan is completed and scans are then held off until the gate is de-asserted.

# A/D EXTERNAL TIME BASE signal

The A/D EXTERNAL TIME BASE signal can serve as the source for the on-board pacer circuit rather than using the 40 MHz internal time base. Any AUXIN pin can be set programmatically as the source for this signal. The polarity is programmable.

The maximum frequency for the A/D EXTERNAL TIME BASE signal is 20 MHz. The minimum pulse width is 23 ns high or low. There is no minimum frequency specification.

Figure 16 shows the timing specifications for the A/D EXTERNAL TIME BASE signal.




Figure 16. A/D EXTERNAL TIME BASE signal timing

#### A/D STOP signal

The A/D STOP signal indicates a completed acquisition sequence. You can program this signal to be available at any of the AUXOUT pins. The A/D STOP output signal is a 50 ns wide pulse whose leading edge indicates a DAQ done condition.




Figure 17. A/D STOP signal timing

### Waveform generation timing connections

There are three signals that control the timing for the analog output functions on the PCI-DAS6025. These are D/A START TRIGGER, D/A UPDATE, and D/A EXTERNAL TIME BASE signals.


#### D/A START TRIGGER signal

The D/A START TRIGGER signal is used to hold off output scans until after a trigger event. The DAQ-Sync —DS D/ASTART TRIGGER" input or any AUXIN pin can be programmed to serve as the D/A START TRIGGER signal. It is also available as an output on any AUXOUT pin.

When used as an input, the D/A START TRIGGER signal may be software selected as either a positive or negative edge trigger. The selected edge of the D/A START TRIGGER signal causes the DACs to start generating the output waveform.

The D/A START TRIGGER signal can be used as an output to monitor the trigger that initiates waveform generation. The output is an active-high pulse having a width of 50 ns.

Figure 18 and Figure 19 show the input and output timing requirements for the D/A START TRIGGER signal.








Figure 19. D/A START TRIGGER output signal timing


# D/A CONVERT signal

The D/A CONVERT signal causes a single output update on the D/A converters. The DAQ-Sync —DSD/A UPDATE" input or any AUXIN pin can programmed to accept the D/A CONVERT signal. It is also available as an output on any AUXOUT pin.

The D/A CONVERT input signal polarity is software selectable. DAC outputs will update within 100ns of the selected edge. The D/A CONVERT pulses should be no less than 100 µs apart.

When used as an output, the D/A CONVERT signal may be used to monitor the pacing of the output updates. The output has a pulse width of 225 ns with selectable polarity.

Figure 20 and Figure 21 show the input and output timing requirements for the D/A CONVERT signal.








Figure 21. D/A CONVERT output signal timing

#### D/A EXTERNAL TIME BASE signal

The D/A EXTERNAL TIME BASE signal can serve as the source for the on-board DAC pacer circuit rather than using the internal time base. Any AUXIN pin can be set programmatically as the source for this signal. The polarity is programmable.

The maximum frequency for the D/A EXTERNAL TIME BASE signal is 20 MHz. The minimum pulse width is 23 ns high or low. There is no minimum frequency specification.

Figure 22 shows the timing requirements for the D/A EXTERNAL TIME BASE signal.




Figure 22. D/A EXTERNAL TIME BASE signal timing


# General-purpose counter signal timing


The general-purpose counter signals are:

- CTR1 CLK
- CTR1 GATE
- CTR1 OUT
- CTR2 CLK
- CTR2 GATE
- CTR2 OUT

#### CTR1 CLK signal

The CTR1 CLK signal can serve as the clock source for independent user counter 1. It can be selected through software at the CTR1 CLK pin rather than using the on-board 10 MHz or 100 kHz sources. It is also polarity programmable. The maximum input frequency is 10 MHz. There is no minimum frequency specified. Figure 23 shows the timing requirements for the CTR1 CLK signal.





#### CTR1 GATE signal

You can use the CTR1 GATE signal for starting and stopping the counter, saving counter contents, etc. It is polarity programmable and is available at the CTR1 GATE pin. See Figure 24 for the minimum timing specification.




Figure 24. CTR1 GATE signal timing

### CTR1 OUT signal

This signal is present on the CTR1 OUT pin. The CTR1 OUT signal is the output of one of the two user's counters in an industry-standard 82C54 chip. For detailed information on counter operations, refer to the 82C54 data sheet. This data sheet is available on our web site at <a href="https://www.mccdaq.com/PDFmanuals/82C54.pdf">www.mccdaq.com/PDFmanuals/82C54.pdf</a>

Figure 25 shows the timing of the CTR1 OUT signal for counter mode 0 and mode 2.






Figure 25. CTR1 OUT signal timing

# CTR2 CLK signal

The CTR2 CLK signal can serve as the clock source for independent user counter 2. It can be selected through software at the CTR2 CLK pin rather than using the on-board 10 MHz or 100 kHz sources. It is also polarity programmable. The maximum input frequency is 10 MHz. There is no minimum frequency specified. Figure 26 shows the timing requirements for the CTR2 CLK signal.





# CTR2 GATE signal

You can use the CTR2 GATE signal for starting and stopping the counter, saving counter contents, etc. It is polarity programmable and is available at the CTR2 GATE pin. Figure 27 shows the timing requirements for the CTR2 GATE signal.




Figure 27. CTR2 GATE Signal Timing

# **CTR2 OUT signal**

This signal is present on the CTR2 OUT pin. The CTR2 OUT signal is the output of one of the two user's counters in an industry-standard 82C54 chip. For detailed information on counter operations, refer to the 82C54 data sheet. This data sheet is available at <a href="http://www.mccdaq.com/PDFmanuals/82C54.pdf">www.mccdaq.com/PDFmanuals/82C54.pdf</a>.

Figure 28 shows the timing of the CTR1 OUT signal for mode 0 and for mode 2.

	тс	
CTR2 CLK		
CTR2 OUT (Mode 2)		
CTR2 OUT (Mode 0)	       	

Figure 28. CTR2 OUT signal timing

# **Calibrating the Board**

# Introduction

We recommend that you calibrate the board using the *Insta*Cal utility after the board has fully warmed up. The recommended warm-up time is 15 minutes. For best results, calibrate the board immediately before making critical measurements. The high resolution analog components on the board are somewhat sensitive to temperature. Pre-measurement calibration insures that your board is operating at optimum calibration values.

# **Calibration theory**

Analog inputs are calibrated for offset and gain. Offset calibration for the analog inputs is performed directly on the input amplifier, with coarse and fine trim DACs acting on the amplifier.

For input gain calibration, a precision calibration reference is used in conjunction with coarse and fine trim DACs acting on the ADC. See Figure 29.




Figure 29. Analog input calibration

A similar method is used to calibrate the analog output components (PCI-DAS6025 only). A trim DAC is used to adjust the gain of the DAC. A separate DAC is used to adjust offset on the final output amplifier. The calibration circuits are duplicated for both analog outputs. See Figure 30.




Figure 30. Analog output calibration

# **Specifications**

#### Typical for 25 °C unless otherwise specified. Specifications in *italic text* are guaranteed by design.

# **Analog inputs**

A/D converter type	Successive approximation type, min 200 kS/s conversion rate.		
Resolution	12 bits, 1-in-4096		
Number of channels	16 single ended / 8 differential. Software selectable		
Input ranges	$\pm 10 \text{ V}, \pm 5 \text{ V}, \pm 500 \text{ mV}, \pm 50 \text{ mV}.$ Software selectable		
A/D pacing	Internal counter – ASIC. Software selectable time base:		
(SW programmable)	<ul> <li>Internal 40 MHz, 50 ppm stability</li> </ul>		
	External source via AUXIN<5:0>. Software selectable.		
	External convert strobe: A/D CONVERT		
	Software paced		
Burst mode	Software selectable option, burst rate = $5 \ \mu$ S.		
A/D gate sources	External digital: A/D GATE		
A/D gating modes	External digital: Programmable, active high or active low, level or edge		
A/D trigger sources	External digital: A/D START TRIGGER		
	A/D STOP TRIGGER		
A/D triggering modes	External digital: Software-configurable for rising or falling edge.		
	Pre-/Post-trigger: Unlimited number of pre-trigger samples, 16 Meg post-trigger samples.		
ADC pacer out	Available at user connector: A/D PACER OUT		
RAM buffer size	8 k samples		
Data transfer	DMA		
	Programmed I/O		
DMA modes	Demand or non-demand using scatter gather.		
Configuration memory	Up to 8 k elements. Programmable channel, gain, and offset		
Streaming-to-disk rate	200 kS/s, system dependent		

Table 1.	Analog	input	specifications
10010 1.	/ maiog	mput	opcomoutorio

#### Accuracy

200 kS/s sampling rate, single channel operation and a 15-minute warm-up. Accuracies listed are for measurements made following an internal calibration. They are valid for operational temperatures within  $\pm 1$  °C of internal calibration temperature, and  $\pm 10$  °C of factory calibration temperature. Calculations for *Absolute Accuracy* are based on the average of 100 measurements performed at the max input voltage for a given range, measured after one year. Calibrator test source high side tied to channel 0 high, and low side tied to channel 0 low. Low-level ground is tied to channel 0 low at the user connector.

Range	Absolute Accuracy
±10 V	±2.0 LSB
±5 V	±2.0 LSB
±500 mV	±3.0 LSB
±50 mV	±4.0 LSB

Table 2. Absolute acc	curacy specifications
-----------------------	-----------------------

Range	% of Reading	Offset (mV)	Averaged Noise + Quantization (mV) <sup>1</sup>	Temp Drift (%/°C)	Absolute Accuracy at FS (mV)
±10 V	0.0558	2.930	1.262	0.0010	9.77
±5 V	0.0563	1.460	0.605	0.0010	4.88
±500 mV	0.1046	0.150	0.057	0.0010	0.73
±50 mV	0.1340	0.024	0.007	0.0010	0.098

Table 3. Absolute accurac	v components - all v	values are (+)
	y componente un	$(\pm)$

<sup>1</sup> Averaged measurements assume dithering and averaging of 100 single-channel readings.

All ranges±0.5 LSB typ±1.0 LSB max	
------------------------------------	--

#### System throughput

Table 5. System	throughput specifications
Tuble 0. Oyotom	un ougriput opcomoutiono

Condition	Calibration Coefficients	ADC Rate (max)
<b>1.</b> 1. Single channel, single input range.	Per specified range	200 kS/s
<b>2.</b> 2. Multiple channel, single input range	Per specified range	200 kS/s
<b>3.</b> 3. Single channel, multiple input ranges.	Default to value for cbAInScan() range	200 kS/s

Note 1: For conditions 1-2 above, specified accuracy is maintained at rated throughput. Condition 3 applies a calibration coefficient which corresponds to the range value selected in cbAInScan(). This coefficient remains unchanged throughout the scan. Increased settling times may occur during gain-switching operations.

#### Settling time

Settling time is defined here as the time required for a channel to settle to within a specified accuracy in response to a full-scale (FS) step. Two channels are scanned at a specified rate. A –FS DC signal is presented to channel 1; a +FS DC signal is presented to channel 0.

Condition	Range	Accuracy		
		±0.012% (±0.5 LSB)	±0.024% (±1.0 LSB)	±0.098% (±4.0 LSB)
Same range to same range	±10 V	5 μS typ	5 µS max	5 μS max
	±5 V	5 μS typ	5 µS max	5 µS max
	±500 mV	5 μS typ	5 µS max	5 µS max
	±50 mV	5 μS typ	5 µS max	5 μS max
Any range to any range	-	25 μS typ	20 µS typ	15 μS typ

Table 6. Settling time specifications

### **Parametrics**

Maximum working voltage (signal + common-mode)	Input must remain within ±11 V of ground	
CMRR @ 60 Hz	±10 V: 85 dB	
	±5 V: 85 dB	
	±500 mV: 90 dB	
	±50 mV: 90 dB	
Small signal bandwidth, all ranges	500 kHz	
Large signal bandwidth, all ranges	225 kHz	
Input coupling	DC	
Input impedance	100 GOhm in normal operation.	
	Min 10 MOhm in powered off or overload condition.	
Input bias current	$\pm 200 \ pA$	
Input offset current	±100 pA	
Absolute maximum input voltage	-40 V to $+55 V$ , power on or off. Protected inputs:	
	• CH<15:0> IN	
	<ul> <li>AISENSE</li> </ul>	
Crosstalk	Adjacent channels: -60 dB	
	All other channels: -80 dB	

#### Table 7. Parametrics specifications

#### Noise performance

Table 8 summarizes the noise performance for the PCI-DAS6025, PCI-DAS6023. Noise distribution is determined by gathering 50 K samples with inputs tied to ground at the user connector. Samples are gathered at the maximum specified single-channel sampling rate. Specification applies to both single-ended and differential modes of operation.

Range	Typical Counts Dithered	LSBrms Dithered	Typical Counts Undithered	LSBrms Undithered
±10 V	4	0.6	2	0.1
±5 V	4	0.6	2	0.1
±500 mV	4	0.6	3	0.1
±50 mV	7	0.8	4	0.7

 Table 8. Analog input noise performance (not including quantization)

# Analog outputs (PCI-DAS6025 only)

D/A converter type	Double-buffered, multiplying	
Resolution	12-bits, 1-in-4096	
Number of channels	2 voltage output	
Voltage range	±10 V	
Monotonicity	12-bits, guaranteed monotonic	
DNL	±1.0 LSB max	
Slew rate	10 V/µs min	
Settling time	20 V step to 0.012% (0.5 LSB): 10 µs max	
Noise	200 µVrms, DC to 1 MHz BW	
Glitch energy	$\pm 24 \text{ mV} @ 2 \mu s$ duration measured at mid-scale transition.	
Current drive	±5 mA	
Output short-circuit duration	Indefinite @25 mA	
Output coupling	DC	
Output impedance	0.1 ohms max	
Power up and reset	DACs cleared to 0 volts ±200 mV max	

Table 9. Analog output specifications (PCI-DAS6025)

#### Table 10. Absolute accuracy specifications

Range	Absolute Accuracy
±10 V	±1.7 LSB

#### Table 11. Absolute accuracy components

Range	% of Reading	Offset (mV)	Temp Drift (%/DegC)	Absolute Accuracy at FS (mV)
±10 V	±0.0219	±5.93	±0.0005	±8.127

Each PCI-DAS6025 is tested at the factory to assure the board's overall error does not exceed  $\pm 1.7$  LSB.

#### Table 12. Relative accuracy specifications

Range	Relative Accuracy	
±10 V	±0.3 LSB, typical	±0.5 LSB, max

Relative accuracy is defined as the measured deviation from a straight line drawn between measured endpoints of the transfer function.

# Analog output pacing and triggering

DAC pacing	Internal counter – ASIC. Selectable time base:	
(software programmable)	<ul> <li>Internal 40 MHz, 50 ppm stability.</li> </ul>	
	<ul> <li>External source via AUXIN&lt;5:0&gt;, SW selectable.</li> </ul>	
	External convert strobe: D/A UPDATE	
	Software paced	
DAC gate source	External digital: D/A START TRIGGER	
(software programmable)	Software gated	
DAC gating modes	External digital: Programmable, active high or active low, level or edge	
DAC trigger sources	External digital: D/A START TRIGGER	
	Software triggered	
DAC triggering modes	External digital: Software-configurable for rising or falling edge.	
DAC pacer out	Available at user connector: D/A PACER OUT	
RAM buffer size	16 K samples	
Data transfer	DMA	
	Programmed I/O	
	Update DACs individually or simultaneously, software selectable.	
DMA modes	Demand or non-demand using scatter gather.	
Waveform generation throughput	10 kS/s max per channel, 2 channels simultaneous	

Table 13. Analog output pacing and triggering specifications

### Analog input/output calibration

#### Table 14. Analog I/O calibration specifications

Recommended warm-up time	15 minutes	
Calibration	Auto-calibration, calibration factors for each range stored on board in non-volatile RAM.	
Onboard calibration reference	DC Level: $10.000 V \pm 5 mV$ . Actual measured values stored in EEPROM.	
	Tempco: 5 ppm/°C max, 2 ppm/°C typical	
	Long-term stability: 15 ppm, T = 1000 hrs, non-cumulative	
Calibration interval	1 year	

# Digital input/output

#### Discrete

Table 15. Discrete DIO specification	ns
--------------------------------------	----

Digital type	Discrete, 5V/TTL compatible	
Number of I/O	8	
Configuration	8 bits, independently programmable for input or output. All pins pulled up to +5 V via 47 K resistors (default). Positions available for pull-down to ground (factory configured option).	
Input high voltage	2.0 V min, 7.0 V absolute max	
Input low voltage	0.8 V max, -0.5 V absolute min	
Output high voltage (IOH = -32 mA)	3.80 V min, 4.20 V typ	
Output low voltage (IOL = 32 mA)	0.55 V max, 0.22 V typ	
Data transfer	Programmed I/O	
Power-up / reset state	Input mode (high impedance)	

# 82C55 (PCI-DAS6025 only)

Digital type	82C55	
Number of I/O	24 (FIRSTPORTA 0 through FIRSTPORTC 7)	
Configuration	2 banks of 8 and 2 banks of 4 or	
	3 banks of 8 or	
	2 banks of 8 with handshake	
Pull up/pull-down configuration	All pins pulled up to +5 V via 47 K resistors (default). Positions available for pull-down to ground (factory configured option).	
Input high voltage	2.0 V min, 5.5 V absolute max	
Input low voltage	0.8 V max, -0.5 V absolute min	
Output high voltage ( $IOH = -2.5 mA$ )	3.0 V min	
<i>Output low voltage (IOL = <math>2.5 \text{ mA}</math>)</i>	0.4 V max	
Power-up / reset state	Input mode (high impedance)	

Table 16. 82C55 specifications (PCI-DAS6025)

# Interrupts

Interrupts	PCI INTA# - mapped to IRQn via PCI BIOS at boot-time		
Interrupt enable	Programmable through PLX9080		
ADC Interrupt sources	DAQ_ACTIVE:	Interrupt is generated when a DAQ sequence is active.	
(software programmable)	DAQ_STOP:	Interrupt is generated when A/D Stop Trigger In is detected.	
	DAQ_DONE:	Interrupt is generated when a DAQ sequence completes.	
	DAQ_FIFO_1/4_FULL:	Interrupt is generated when ADC FIFO is 1/4 full.	
	DAQ_SINGLE:	Interrupt is generated after each conversion completes.	
	DAQ_EOSCAN:	Interrupt is generated after the last channel is converted in multi-channel scans.	
	DAQ_EOSEQ:	Interrupt is generated after each interval delay during multi-channel scans.	
DAC Interrupt sources (software programmable)	DAC_ACTIVE:	Interrupt is generated when DAC waveform circuitry is active.	
	DAC_DONE:	Interrupt is generated when a DAC sequence completes.	
	DAC_FIFO_1/4_EMPTY:	Interrupt is generated DAC FIFO is <sup>1</sup> / <sub>4</sub> empty.	
	DAC_HIGH_CHANNEL:	Interrupt is generated when the DAC high channel output is updated.	

Table 17. Interrupt specifications

# Counters

Table 18. Counter specificatio	ns
--------------------------------	----

User counter type	82C54
Number of channels	2
Resolution	16-bits
Compatibility	5 V/TTL
CTRn base clock source (software selectable)	Internal 10 MHz, Internal 100 KHz or external connector (CTRn CLK)
Internal 10 MHz clock source stability	50 ppm
Counter n gate	Available at connector (CTRn GATE).
Counter n output	Available at connector (CTRn OUT).
Clock input frequency	10 MHz max
High pulse width (clock input)	15 ns min
Low pulse width (clock input)	25 ns min
Gate width high	25 ns min
Gate width low	25 ns min
Input low voltage	0.8 V max
Input high voltage	2.0 V min
Output low voltage	0.4 V max
Output high voltage	3.0 V min

# Configurable AUXIN<5:0>, AUXOUT<2:0> external trigger/clocks

The PCI-DAS6023 and PCI-DAS6025 provide nine user-configurable trigger/clock pins available at the 100-pin I/O connector. Of these, six are configurable as inputs while three are configurable as outputs.

	0			
AUXIN<5:0> sources	A/D CONVERT:	External ADC convert strobe		
(software selectable)	A/D TIMEBASE IN:	External ADC pacer time base		
	A/D START TRIGGER:	ADC Start Trigger		
	A/D STOP TRIGGER:	ADC Stop Trigger		
	A/D PACER GATE:	External ADC gate		
	D/A START TRIGGER	DAC trigger/gate		
	D/A UPDATE:	DAC update strobe		
	D/A TIMEBASE IN:	External DAC pacer time base		
AUXOUT<2:0> sources	STARTSCAN:	A pulse indicating start of conversion		
(software selectable)	SSH:	Active signal that terminates at the start of the last conversion in a scan.		
	A/D STOP:	Indicates end of scan		
	A/D CONVERT:	ADC convert pulse		
	SCANCLK:	Delayed version of ADC convert		
	CTR1 CLK:	CTR1 clock source		
	D/A UPDATE:	D/A update pulse		
	CTR2 CLK:	CTR2 clock source		
	A/D START TRIGGER:	ADC Start Trigger Out		
	A/D STOP TRIGGER:	ADC Stop Trigger Out		
	D/A START TRIGGER:	DAC Start Trigger Out		
Default selections:	AUXIN0:	A/D CONVERT		
	AUXIN1:	A/D START TRIGGER		
	AUXIN2:	A/D STOP TRIGGER		
	AUXIN3:	D/A UPDATE		
	AUXIN4:	D/A START TRIGGER		
	AUXIN5:	A/D PACER GATE		
	AUXOUT0:	D/A UPDATE		
	AUXOUT1:	A/D CONVERT		
	AUXOUT2:	SCANCLK		
Compatibility	5V/TTL			
Edge-sensitive polarity	Rising/falling, software sel	Rising/falling, software selectable		
Level-sensitive polarity		Active high/active low, software selectable		
		37.5 ns		

Table 19. Configurable AUXIN, AUXOUT	, and external trigger/clocks
--------------------------------------	-------------------------------

# DAQ-Sync inter-board triggers/clocks

The DAQ-Sync bus provides inter-board triggering and synchronization capability. Five trigger/strobe I/O pins and one clock I/O pin are provided on a 14-pin header. The DAQ-Sync signals use dedicated pins. Only the direction may be set.

DAQ-Sync signals:	DS A/D START TRIGGER
	DS A/D STOP TRIGGER
	DS A/D CONVERT
	DS D/A UPDATE
	DS D/A START TRIGGER
	SYNC CLK

# Power consumption

Table 21. Power consumption specifications

+5 V	PCI-DAS6025, PCI-DAS6023: 0.9 A typical, 1.1 A max. Does not include power consumed through the I/O connector.	
+5 V available at I/O connector	1 A max, protected with a resettable fuse	

# Environmental

Table 22. Environmental specifications

Operating temperature range	0 to 55 °C
Storage temperature range	-20 to 70 °C
Humidity	0 to 90% non-condensing

# Mechanical

Table 23. Mechanical specifications

Card dimensions	PCI half card: 174.6 mm (L) x 106.9 mm (W) x 11.65 mm (H)

# DAQ-Sync connector and pin out

Connector type	14-pin right-angle 100 mil box header	
Compatible cables	MCC p/n: CDS-14-x, 14-pin ribbon cable. x = number of boards	

#### Table 24. DAQ-Sync connector specifications

Pin	Signal Name
1	DS A/D START TRIGGER
2	GND
3	DS A/D STOP TRIGGER
4	GND
5	DS A/D CONVERT
6	GND
7	DS D/A UPDATE
8	GND
9	DS D/A START TRIGGER
10	GND
11	RESERVED
12	GND
13	SYNC CLK
14	GND

#### Table 25. DAQ-Sync connector pin out

# Main connector and pin out

#### Table 26. Main connector specifications

Connector type	Shielded SCSI 100 D-Type	
Compatible cables	C100HD50-x, unshielded ribbon cable. $x = 3$ or 6 feet	
	C100MMS-x, shielded round cable. $x = 1, 2$ or 3 meters	
Compatible accessory products	ISO-RACK16/P	
(with C100HD50-x cable)	ISO-DA02/P (PCI-DAS6025 only)	
	BNC-16SE	
	BNC-16DI	
	CIO-MINI50	
	CIO-TERM100	
	SCB-50	
	SSR-RACK24 (PCI-DAS6025 only, with DADP-5037)	
	CIO-ERB24 (PCI-DAS6025 only, with DADP-5037)	
	CIO-ERB08 (PCI-DAS6025 only, with DADP-5037)	
Compatible accessory products	SCB-100	
(with C100MMS-x cable)		

Pin	Signal Name	Pin	Signal Name
1	LLGND	51	FIRSTPORTA Bit 0 *
2	CH0 IN HI	52	FIRSTPORTA Bit 1 *
3	CH0 IN LO	53	FIRSTPORTA Bit 2 *
4	CH1 IN HI	54	FIRSTPORTA Bit 3 *
5	CH1 IN LO	55	FIRSTPORTA Bit 4 *
6	CH2 IN HI	56	FIRSTPORTA Bit 5 *
7	CH2 IN LO	57	FIRSTPORTA Bit 6 *
8	CH3 IN HI	58	FIRSTPORTA Bit 7 *
9	CH3 IN LO	59	FIRSTPORTB Bit 0 *
10	CH4 IN HI	60	FIRSTPORTB Bit 1 *
11	CH4 IN LO	61	FIRSTPORTB Bit 2 *
12	CH5 IN HI	62	FIRSTPORTB Bit 3 *
13	CH5 IN LO	63	FIRSTPORTB Bit 4 *
14	CH6 IN HI	64	FIRSTPORTB Bit 5 *
15	CH6 IN LO	65	FIRSTPORTB Bit 6 *
16	CH7 IN HI	66	FIRSTPORTB Bit 7 *
17	CH7 IN LO	67	FIRSTPORTC Bit 0 *
18	LLGND	68	FIRSTPORTC Bit 1 *
19	n/c	69	FIRSTPORTC Bit 2 *
20	n/c	70	FIRSTPORTC Bit 3 *
21	n/c	78	FIRSTPORTC Bit 4 *
22	n/c	72	FIRSTPORTC Bit 5 *
23	n/c	73	FIRSTPORTC Bit 6 *
24	n/c	74	FIRSTPORTC Bit 7 *
25	n/c	74	n/c
26	n/c	76	n/c
20	n/c	70	n/c
28	n/c	78	n/c
20	n/c	78	n/c
30	n/c	80	
31	n/c	81	n/c
32	n/c	82	n/c
-	-	-	
33	n/c	83	n/c
34 35	n/c AISENSE	84	n/c DIO0
36	D/A OUT 0*	86	DIO
37	D/A GND*	87	DIO2
38	D/A OUT1*	88	DIO3
39		89	DIO4
40	AUXOUTO / D/A PACER OUT	90	DIO5
41	AUXOUT1 / A/D PACER OUT	91	DIO6
42		92	
43	AUXIN0 / A/D CONVERT	93	CTR1 CLK
44		94	CTR1 GATE
45	AUXIN1 / A/D START TRIGGER	95	CTR1 OUT
46	AUXIN2 / A/D STOP TRIGGER	96	GND
47	AUXIN3 / D/A UPDATE	97	CTR2 CLK
48	AUXIN4 / D/A START TRIGGER	98	CTR2 GATE
49	AUXIN5 / A/D PACER GATE	99	CTR2 OUT
50	GND	100	GND

#### Table 27. 8-channel differential mode pin out

\* = N/C on PCI-DAS6023

Pin	Signal Name	Pin	Signal Name
1	LLGND	51	FIRSTPORTA Bit 0 *
2	CH0 IN	52	FIRSTPORTA Bit 1 *
3	CH8 IN	53	FIRSTPORTA Bit 2 *
4	CH1 IN	54	FIRSTPORTA Bit 3 *
5	CH9 IN	55	FIRSTPORTA Bit 4 *
6	CH2 IN	56	FIRSTPORTA Bit 5 *
7	CH10 IN	57	FIRSTPORTA Bit 6 *
8	CH3 IN	58	FIRSTPORTA Bit 7 *
9	CH11 IN	59	FIRSTPORTB Bit 0 *
10	CH4 IN	60	FIRSTPORTB Bit 1 *
11	CH12 IN	61	FIRSTPORTB Bit 2 *
12	CH5 IN	62	FIRSTPORTB Bit 3 *
13	CH13 IN	63	FIRSTPORTB Bit 4 *
14	CH6 IN	64	FIRSTPORTB Bit 5 *
15	CH14 IN	65	FIRSTPORTB Bit 6 *
16	CH7 IN	66	FIRSTPORTB Bit 7 *
17	CH15 IN	67	FIRSTPORTC Bit 0 *
18	LLGND	68	FIRSTPORTC Bit 1 *
19	n/c	69	FIRSTPORTC Bit 2 *
20	n/c	70	FIRSTPORTC Bit 3 *
21	n/c	71	FIRSTPORTC Bit 4 *
22	n/c	72	FIRSTPORTC Bit 5 *
23	n/c	73	FIRSTPORTC Bit 6 *
24	n/c	74	FIRSTPORTC Bit 7 *
25	n/c	75	n/c
26	n/c	76	n/c
27	n/c	77	n/c
28	n/c	78	n/c
29	n/c	79	n/c
30	n/c	80	n/c
31	n/c	81	n/c
32	n/c	82	n/c
33	n/c	83	n/c
34	n/c	84	n/c
35	AISENSE	85	DIO0
36	D/A OUT 0*	86	DIO1
37	D/A GND*	87	DIO2
38	D/A OUT1*	88	DIO3
39	PC +5 V	89	DIO4
40	AUXOUT0 / D/A PACER OUT	90	DIO5
41	AUXOUT1 / A/D PACER OUT	91	DIO6
42	AUXOUT2 / SCANCLK	92	DIO7
43	AUXINO / A/D CONVERT	93	CTR1 CLK
44	n/c	94	CTR1 GATE
45	AUXIN1 / A/D START TRIGGER	95	CTR1 OUT
46	AUXIN2 / A/D STOP TRIGGER	96	GND
47	AUXIN3 / D/A UPDATE	97	CTR2 CLK
48	AUXIN4 / D/A START TRIGGER	98	CTR2 GATE
49	AUXIN5 / A/D PACER GATE	99	CTR2 OUT
50	GND	100	GND

#### Table 28. 16-channel single-ended mode pin out

\* = N/C on PCI-DAS6023

# CE Declaration of Conformity

Manufacturer:	Measurement Computing Corporation
Address:	10 Commerce Way
	Suite 1008
	Norton, MA 02766
	USA
Category:	Electrical equipment for measurement, control and laboratory use.

Measurement Computing Corporation declares under sole responsibility that the product

#### PCI-DAS6023 and PCI-DAS6025

to which this declaration relates is in conformity with the relevant provisions of the following standards or other documents:

EC EMC Directive 2004/108/EC: General Requirements, EN 61326-1:2006 (IEC 61326-1:2005).

Emissions:

- EN 55011 (2007) / CISPR 11(2003): Radiated emissions: Group 1, Class A
- EN 55011 (2007) / CISPR 11(2003): Conducted emissions: Group 1, Class A

Immunity: EN 61326-1:2006, Table 3.

- IEC 61000-4-2 (2001): Electrostatic Discharge immunity.
- IEC 61000-4-3 (2002): Radiated Electromagnetic Field immunity.
- IEC 61000-4-4 (2004): Electric Fast Transient Burst Immunity.
- IEC 61000-4-5 (2001): Surge Immunity.
- IEC 61000-4-6 (2003): Radio Frequency Common Mode Immunity.
- IEC 61000-4-11 (2004): Voltage Interrupts.

To maintain compliance to the standards of this declaration, the following conditions must be met.

- The host computer, peripheral equipment, power sources, and expansion hardware must be CE compliant.
- All I/O cables must be shielded, with the shields connected to ground.
- I/O cables must be less than 3 meters (9.75 feet) in length.
- The host computer must be properly grounded.
- Equipment must be operated in a controlled electromagnetic environment as defined by Standards EN 61326-1:2006, or IEC 61326-1:2005.

Declaration of Conformity based on tests conducted by Chomerics Test Services, Woburn, MA 01801, USA in May, 2004. Test records are outlined in Chomerics Test Report #EMI3889.04. Further testing was conducted by Chomerics Test Services, Woburn, MA. 01801, USA in January, 2009. Test records are outlined in Chomerics Test report #EMI5243.09.

We hereby declare that the equipment specified conforms to the above Directives and Standards.

Cel Haypagen

Carl Haapaoja, Director of Quality Assurance

Measurement Computing Corporation 10 Commerce Way Suite 1008 Norton, Massachusetts 02766 (508) 946-5100 Fax: (508) 946-9500 E-mail: info@mccdaq.com www.mccdaq.com